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Abstract—This work presents an analysis of Dark Current
Random Telegraph Signal (DC-RTS) in CMOS Image Sensors
(CIS). The objective is to provide new insight on RTS in
modern CIS by determining the localization of DC-RTS centers
and the oxide interfaces involved. It is shown that DC-RTS
centers are located near the transfer gate. In particular, it is
demonstrated that both gate oxide and Shallow Trench Isolation
(STI) contribute to this parasitic dark current variation.
Index Terms—Random Telegraph Signal, CMOS image sen-
sors, Pinned Photodiode, Dark current, RTS, RTN, Random
Telegraph Noise, Transfer Gate, STI, Shallow Trench Isolation
I. INTRODUCTION
DARK Current Random Telegraph Signal (DC-RTS) is aparasitic random process which limits the performance
in many modern solid state photodetector (silicon based and
others) in low light conditions. Indeed, as the noise impact is
reduced and CIS are able to detect low flux, RTS phenomenon
tends to be highlighted. Such signal which trend is given in
Fig. 1, corresponds to discrete variations of the photodiode
leakage current (see Sec. II for the photodiode cross section),
and leads to random blinking pixels. This junction leakage
current may be similar to the variable retention time observed
in DRAM [1][2].
This parasitic fluctuation is different from the well-known
RTS mechanism in MOSFET [3][4], which has already
been widely analyzed and is due to a channel carrier cap-
ture/emission by a trap. The RTS signal studied here is differ-
ent, because the metastable states can be observed directly at
the output of the CIS (it is not the case of MOSFET RTS due
to the correlated double sampling stage [5]), it is proportional
to the integration time, and time constants between transitions
are far longer (the order of magnitude at room temperature
is about 120 s [6]). It has been demonstrated that in modern
CIS, DC-RTS comes from metastable generation centers which
probably change their geometrical configuration with time
and induce discrete levels in the dark signal [6]. Previous
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work have shown that RTS centers are most likely situated at
oxide interfaces [7] [8] in unirradiated devices. However, the
precise location of these sources and the influence of oxide
composition on the phenomenon remain unclear.
Thus, two CIS with several pixel designs (change in the
transfer gate length and shape) have been realized to determine
RTS centers position and the different oxides contribution.
Fig. 1. Typical RTS signals of a same pixel acquired every 0.2 s and 0.5 s
during 4500 s in dark conditions at 60°C.
II. EXPERIMENTAL DETAILS
The two studied CIS are constituted of 256x256 4T-Pinned
PhotoDiode (PPD)[9] pixels and manufactured using a com-
mercially available 0.18 µm process. They contain respectively
10 and 24 areas of 2560 to 6528 pixels, but for the sake of
clarity, only 9 designs will be discussed.
Fig. 2 represents the architecture of a 4T-PPD pixel. It shows
that the source of the well known SF-RTS (which is not studied
in this work) is located at the Source Follower transistor and
may be modeled by a resistance because of the variation of
the channel conductance due to the trap capture/emission rate.
Fig. 2 also depicts the cross section of the photodiode
considered as the reference one. The photosensitive element,
which corresponds to the N-doped volume, collects charges
during the integration time.The applied gate voltage is thus
Fig. 2. Pixel architecture and cross section of the pinned photodiode used as
a reference. LTG is the transfer gate length and LPPD is the PPD length.
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Fig. 3. Potential diagrams of the photodiode during integration time (on the
left) and during charge transfer (on the right).
very low in order to separate the sense node and the photo-
diode (see left side of Fig.3 for the potential diagram of this
case). After the integration time, a high voltage is applied to
the transfer gate, in order to decrease the potential barrier and
transfer charges to the sense node so that the signal is collected
(see right side of Fig.3 for the potential diagram of this case).
The different P-doped areas permit to enhance charge transfer
performances, and the P+ implant isolates the photosensitive
element from the oxides. This technique using different doping
is commonly employed in CIS processes.
Fig. 4 represents the behavior of the space charge region
extension when the applied transfer gate voltage VLOTG in-
creases is shown. Indeed, as RTS centers are more likely to
be near the oxide interface[7] [8], VLOTG variation permits to
place the depleted volume in contact or not with the Si/SiO2
interface, to highlight or not RTS centers contribution.
This assessment is illustrated Fig.5 where the mean dark
current is plotted as a function of VLOTG for pixels exhibiting
the reference design shown in Fig.2. Indeed, when a negative
VLOTG is applied, the transfer gate is accumulating, leading to
a low dark current, and when a positive VLOTG is applied, the
transfer gate is depleting, and dark current increases.
The RTS pixels are detected thanks to a dedicated tool
described in [10].
III. EXPERIMENTAL RESULTS
A. Influence of VLOTG, LPPD, LTG and L1
The CIS used for this section is the image sensor containing
24 areas. Fig. 6 and Fig. 7 represent the percentage of
RTS pixels in 6 different areas for several VLOTG. First of
all, it can be seen that whatever the design is, there is no
Fig. 4. Cross sectional views of the pinned photodiode drawn in Fig. 2. The
first two images show the influence of the transfer gate voltage on the space
charge region, and the last image is another sectional view A-A. L1 is the
distance where the implant PPPD-TG and the transfer gate overlap. PMD means
Pre-Metal Dielectric and STI Shallow Trench Isolation.
Fig. 5. Mean dark current as a function of VLOTG at room temperature. The
layout used for this curve is the reference one given in Fig. 2.
RTS contribution for negative voltage (0.075% of RTS pixels
corresponds to 2 pixels in the area). This shows that RTS
centers are not located in the bulk, because they participate to
the dark current only when the depleted volume is in contact
with Si/SiO2 interfaces.
Moreover, Fig. 6 also reveals that the percentage of RTS pix-
els at a given VLOTG does not depend on the pinned photodiode
length. This means that centers are not located at the interface
with the Pre-Metal Dielectric (PMD), which increases when
the photodiode size increases too. Consequently, RTS centers
seem not to be located near the N doped photodiode, but rather
located next to the transfer gate side.
Fig. 7 represents the percentage of RTS pixels for 4 designs,
changing the transfer gate length, or the overlap between the
PPPD-TG implant and the transfer gate (L1). It can be seen that
the transfer gate length influence on the number of RTS pixels
is not significant. However, there is an influence of L1.
Indeed, Fig. 8 represents the cross section of Fig.2 in terms
of potential wells. As the PTG-SN implant is less doped than
the PPPD-TG implant, RTS centers contribution go directly to
the sense node instead of being collecting. Hence, they do
not participate to measured DC-RTS even if they still exist.
That is why the transfer gate length has no incidence on RTS
phenomenon, because only the PTG-SN length is enhanced. This
hypothesis is in agreement with the fact that when the PPPD-TG
implant is extended (L1 increases), the ratio of RTS pixels
Fig. 6. Percentage of RTS pixels for several transfer gate voltages and
3 designs with different photodiode lengths. Each layout area contains
approximately 2500 pixels.
Fig. 7. Percentage of RTS pixels for several transfer gate voltages and 4
designs with different transfer gate lengths or changing parameter L1. Each
layout area contains approximately 2500 pixels.
increases too even if the transfer gate length remains the same.
Finally, it seems that RTS centers are more likely to be
located under the TG, but the visible contribution to the dark
signal comes from the overlap between the transfer gate and
the PPPD-TG implant.
B. Analysis of the transfer gate shape at a given VLOTG
The CIS used for this section is the image sensor containing
10 areas. In this part, some variations in the transfer gate shape
are analyzed, in order to better understand the precise location
of RTS centers. Fig. 9 represents the three designs that will
be studied. The first is the reference one, the second contains
an annular transfer gate (no contact with the Shallow Trench
Isolation (STI)) and the third one has one side of the annular
gate which is extended to the STI. Tab. I sums up the designs
parameters around the transfer gate. The overlap between the
PPPD-TG implant and the transfer gate will be called PTI (PPD-
TG Implant). Additionally, ATG-PTI will be the surface shared
by the transfer gate and the PPPD-TG implant, and LSTI-PTI will
be the distance where the STI and the PPPD-TG implant are in
contact under the transfer gate. As the STI depth is the same
PPD
Sense Node
L1
φ
 e-
e-
e-
e-
PPD
Fig. 8. Potential diagram of the photodiode when VLOTG is applied to the
transfer gate. Stars corresponds to RTS centers. Since the PTG-SN area is less
doped than PPPD-TG area, its potential is higher. Thus, electrons generated
by RTS centers located in PPPD-TG (in white) area tend to go to the PPD,
and electrons generated by RTS centers located in PTG-SN (in gray) area go
directly to the sense node because they go towards high potentials. Moreover,
these electrons encounter a barrier when trying to go towards the PPD.
Fig. 9. Three design variations and their sectional views of the photodiodes
studied : the first is the reference design, the second contains an annular
transfer gate (called AnTG), and the third is extended until STI (called
AnTG_STI). The blue lines correspond to the PTI (surface shared by the
transfer gate and the PPPD-TG implant).
for each layout, the influence of this parameter (in this case,
this would become ASTI-PTI) cannot be analyzed.
First of all, there are much more RTS centers in the
third design (AnTG_STI). The main obvious difference is the
extension of the transfer gate area and this should play a role in
RTS phenomenon as mentioned in Sec.III-A. However, there
are about 2.5 more RTS pixels between AnTG and AnTG_STI,
and the ratio of the area parameter (APTI) is about 1.7.Thus,
the AnTG_STI contribution seems important but not sufficient
to explain the location of RTS centers.
Another difference between these two designs (AnTG and
AnTG_STI) is the contact of the TG depleted region and the
STI sidewall. Indeed, in the first layout, the transfer gate has no
contact with this oxide. This leads to fewer RTS pixels, but
some remain anyway. Consequently, this interface certainly
plays a role but cannot be the only contribution.
Hence, there seems to be a combination of several contribu-
tions to RTS phenomenon. In order to estimate the influence
of each of the two interfaces, one can divide the number of
RTS pixels by the total interfaces on the CIS zone :
NbRT S = X1×APT Itot +X2×LST I−PT Itot (1)
TABLE I
PARAMETERS OF THE DIFFERENT DESIGNS USED. ATG-PTI IS THE AREA
SHARED BY THE TRANSFER GATE AND THE PPPD-TG IMPLANT, LSTI-PTI IS
THE LENGTH WHERE THE STI, THE TRANSFER GATE AND THE PPPD-TG
IMPLANT ARE IN CONTACT.THE NUMBER OF RTS PIXELS IS GIVEN AT
VLOTG = 0.2 V.
APTI (µm2) LSTI-PTI (µm) NbRTS
Ref 1.1 0.7 40
AnTG 2.0 0.0 55
AnTG_STI 1.1 0.33 140
TABLE II
CALCULATED CONTRIBUTION OF APTI AND LSTI-PTI AT VLOTG = 0.2 V.
THE SIZE OF EACH DESIGN AREA IS APPROXIMATELY 6500 PIXELS, AND
TOTAL SURFACES ARE GIVEN AS THE SURFACE IN A PIXEL MULTIPLIED BY
THE NUMBER OF PIXELS IN THE AREA.
Total
APTI
(µm2)
Total
LSTI-PTI
(µm)
NbRTS
predicted
NbRTS
measured
Ref 7000 4600 42 40
AnTG 13000 0 59 55
AnTG_STI 21700 7200 115 140
with X1 and X2 respectively the number of RTS centers
per µm2 and per µm for both contributions, and APTItot and
LSTI-PTItot respectively the total APTI and LSTI-PTI on all pixels
of the matrix zone (about 6500 pixels).
Tab. II represents the results obtained for the different con-
tributions. It is found that there are about 0.0045 centers/µm2
at the interface between the transfer gate and the PPPD-TG
implant , and 0.0022 centers/µm for the one overlapping the
PPPD-TG implant and the STI under the transfer gate (if the
depth of STI is considered to be about 0.3 µm and that half of
this depth is depleted, this would become 0.014 centers/µm2
and in this case, this contribution would be more important
than APTI). These results are given at VLOTG = 0.2 V. For
higher transfer gate voltages, both contributions are higher
since the depleted volume increases too.
It can be seen that this model seems relevant, even if
there are some differences between the values predicted and
measured. Indeed, there are not enough statistics to be more
accurate, because the overall ratio of RTS pixels is low.
Finally, Fig.10 gives the summary of this work. RTS centers
appear to be located at the Si/SiO2 interfaces, more precisely
under the transfer gate because the photodiode size has no
influence. Moreover, as the doping PTG-SN is lower than the
PPPD-TG one, the electrons generated there go directly to
the sense node (and do not participate to the dark current).
Consequently, only RTS centers located under the transfer
gate, AND in the PPPD-TG implant contribute to the signal
collected. Eventually, two main edges seem to be at the origin
of RTS phenomenon : the first is the area APTI and the second
is the distance in contact with the STI LSTI-PTI (it may also
be an area if the depth is considered, but this parameter is
difficult to estimate correctly in this work).
Fig. 10. Cross sections of the photodiode and localization of the main sources
of RTS centers. The two contributions are shown in purple and blue.
IV. CONCLUSION
The results of this work provide new insight on RTS in
unirradiated modern CIS, and allow a better understanding of
noise and electrical temporal fluctuations in photonic devices.
It has been demonstrated that there are two major contributions
to Dark Current RTS : the interface between the STI and the
PPPD-TG implant under the transfer gate, and the area of the
transfer gate overlapping the PPPD-TG implant. The first one
can be removed with an annular transfer gate which has no
contact with the STI. The density has been calculated at a
given VLOTG for both contributions and this reveals that the
second contribution is responsible for twice more RTS pixels
than the first source (in a standard pixel design for a 7 µm
pixel pitch in the studied technology).
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